FPGA implementation of a multi-algorithm parallel FEC for SDR platforms | IEEE Conference Publication | IEEE Xplore