A logic cell architecture exploiting the shannon expansion for the reduction of configuration memory | IEEE Conference Publication | IEEE Xplore