Transparent insertion of latency-oblivious logic onto FPGAs | IEEE Conference Publication | IEEE Xplore