Towards dark silicon era in FPGAs using complementary hard logic design | IEEE Conference Publication | IEEE Xplore