A scalable FPGA architecture for nonnegative least squares problems | IEEE Conference Publication | IEEE Xplore