An FPGA implementation of a phylogenetic tree reconstruction algorithm using an alternative second-pass optimization | IEEE Conference Publication | IEEE Xplore