Pipelined NoC router architecture design with buffer configuration exploration on FPGA | IEEE Conference Publication | IEEE Xplore