Latency Insensitive Design Styles for FPGAs | IEEE Conference Publication | IEEE Xplore