Low-Level Loop Analysis and Pipelining of Applications Mapped to Xilinx FPGAs | IEEE Conference Publication | IEEE Xplore