Measuring the Accuracy of Layout Area Estimation Models of Tile-Based FPGAs in FinFET Technology | IEEE Conference Publication | IEEE Xplore