A Digital Root Based Modular Reduction Technique for Power Efficient, Fault Tolerance in FPGAs | IEEE Conference Publication | IEEE Xplore