The feasibility study of designing a FPGA multiplier-core on finite field | IEEE Conference Publication | IEEE Xplore