A parallel look-up logarithmic number system addition/subtraction scheme for FPGA | IEEE Conference Publication | IEEE Xplore