Double precision floating-point arithmetic on FPGAs | IEEE Conference Publication | IEEE Xplore