Compiler reuse analysis for the mapping of data in FPGAs with RAM blocks | IEEE Conference Publication | IEEE Xplore