This work describes the development of an existing multi-chip architecture into a hardware platform for the rapid development of real-time imager-on-chip applications. It exploits the capability of FPGAs to develop extendable coprocessor architectures capable of relieving the main processor from compute intensive image processing and machine vision tasks. A simple illustrative example is provided, demonstrating the implementation and use of several processing functions from the supplied image processing IP block library.