A performance-driven circuit bipartitioning algorithm for multi-FPGA implementation with time-multiplexed I/Os | IEEE Conference Publication | IEEE Xplore