Optimizing coarse-grained units in floating point hybrid FPGA | IEEE Conference Publication | IEEE Xplore