Reducing latency times by accelerated routing mechanisms for an FPGA gateway in the automotive domain | IEEE Conference Publication | IEEE Xplore