Netlist-level IP protection by watermarking for LUT-based FPGAs | IEEE Conference Publication | IEEE Xplore