An on-chip testbed that emulates runtime traffic and reduces design verification time for FPGA designs | IEEE Conference Publication | IEEE Xplore