An architecture of optimised SIFT feature detection for an FPGA implementation of an image matcher | IEEE Conference Publication | IEEE Xplore