A detailed delay path model for FPGAs | IEEE Conference Publication | IEEE Xplore