Using partial reconfiguration and high-level models to accelerate FPGA design validation

Using partial reconfiguration and high-level models to accelerate FPGA design validation | IEEE Conference Publication | IEEE Xplore