General switch box modeling and optimization for FPGA routing architectures | IEEE Conference Publication | IEEE Xplore