Multiple data set reduction on FPGAs | IEEE Conference Publication | IEEE Xplore