Efficient implementation of parallel BCD multiplication in LUT-6 FPGAs | IEEE Conference Publication | IEEE Xplore