A low power technology mapping method for Adaptive Logic Module | IEEE Conference Publication | IEEE Xplore