Exploring FPGA technology mapping for fracturable LUT minimization | IEEE Conference Publication | IEEE Xplore