Formulation-level design space exploration for partially reconfigurable FPGAs | IEEE Conference Publication | IEEE Xplore