A reconfigurable macro-pipelined systolic accelerator architecture | IEEE Conference Publication | IEEE Xplore