Reducing power for dynamically reconfigurable processor array by reducing number of reconfigurations | IEEE Conference Publication | IEEE Xplore