Partial reconfiguration logic synthesis by temporal slicing | IEEE Conference Publication | IEEE Xplore