An FPGA Connect6 Solver with a two-stage pipelined evaluation | IEEE Conference Publication | IEEE Xplore