Loading [a11y]/accessibility-menu.js
An OpenCL optimizing compiler for reconfigurable processors | IEEE Conference Publication | IEEE Xplore

An OpenCL optimizing compiler for reconfigurable processors


Abstract:

This paper presents simple and efficient optimization techniques for an OpenCL compiler that targets reconfigurable processors. The target architecture consists of a gene...Show More

Abstract:

This paper presents simple and efficient optimization techniques for an OpenCL compiler that targets reconfigurable processors. The target architecture consists of a generalpurpose processor core and an embedded reconfigurable accelerator with vector units. The accelerator is able to switch its architecture between the VLIW mode and the Coarse Grained Reconfigurable Array (CGRA) mode to achieve high performance. One big problem of this architecture is programming difficulty and OpenCL can be a good solution. However, since OpenCL does not guarantee performance portability, hardware dependent optimization is still necessary. Hence, we develop an OpenCL compiler framework that exploits the mode switching capability and vector units. To measure the effectiveness of the techniques, we have implemented the OpenCL framework and evaluate their performance with fourteen OpenCL benchmark applications.
Date of Conference: 09-11 December 2013
Date Added to IEEE Xplore: 23 January 2014
ISBN Information:
Conference Location: Kyoto, Japan

References

References is not available for this document.