Maximizing speed and density of tiled FPGA overlays via partitioning | IEEE Conference Publication | IEEE Xplore