StML: Bridging the gap between FPGA design and HDL circuit description | IEEE Conference Publication | IEEE Xplore