A hardware acceleration of a phylogenetic tree reconstruction with maximum parsimony algorithm using FPGA | IEEE Conference Publication | IEEE Xplore