FPGA Blokus Duo Solver using a massively parallel architecture | IEEE Conference Publication | IEEE Xplore