Architectural synthesis of computational pipelines with decoupled memory access | IEEE Conference Publication | IEEE Xplore