No zero padded sparse matrix-vector multiplication on FPGAs | IEEE Conference Publication | IEEE Xplore