Resource and memory management techniques for the high-level synthesis of software threads into parallel FPGA hardware | IEEE Conference Publication | IEEE Xplore