Tessellation-based multi-block memory mapping scheme for high-level synthesis with FPGA | IEEE Conference Publication | IEEE Xplore