An economical scan design for sequential logic test generation | IEEE Conference Publication | IEEE Xplore