On the design of path delay fault testable combinational circuits | IEEE Conference Publication | IEEE Xplore