Reconfiguration algorithm for fault-tolerant arrays with minimum number of dangerous processors | IEEE Conference Publication | IEEE Xplore