Design of fully exercised SFS/SCD logic networks | IEEE Conference Publication | IEEE Xplore