Use of protocol validation and verification techniques in the design of a fault-tolerant computer architecture | IEEE Conference Publication | IEEE Xplore