VERIFY: evaluation of reliability using VHDL-models with embedded fault descriptions | IEEE Conference Publication | IEEE Xplore