Energy and area saving effect of Dynamic Partial Reconfiguration on a 28-nm process FPGA | IEEE Conference Publication | IEEE Xplore